12.1 A class A emitter follower, biased using the circuit shown in Fig. 12.3, uses VCC = 10 V, R = RL = 1 kΩ, with all transistors (including Q3) identical. Assume VBE = 0.7 V, VCEsat = 0.3 V, and β to be very large. For linear operation, what are the upper and lower limits of output voltage, and the corresponding inputs? How do these values change if the emitter–base junction area of Q3 is made twice as big as that of Q2? Half as big?
12.1 A class A emitter follower, biased using the circuit shown in Fig. 12.3, uses VCC = 10 V, R = RL = 1 kΩ, with all transistors (including Q3) identical. Assume VBE = 0.7 V, VCEsat = 0.3 V, and β to be very large. For linear operation, what are the upper and lower limits of output voltage, and the corresponding inputs? How do these values change if the emitter–base junction area of Q3 is made twice as big as that of Q2? Half as big?
Venkyelectrical
Enlightened
1 Answer