12.48 (a) Show that for the CMOS output stage of Fig. 12.23, assuming the deviation of the gain from unity is
(b) For a stage that drives a load resistance of 200 Ω with a gain error of less than 3%, find the overdrive voltage at which QP and QN should be operated. Let IQ = 2 mA and μ = 5.
1 Answer