D 8.1 Using two matched MOS transistors with W/L = 10, , and Vtn = 0.5 V, design the circuit in Fig. 8.1 to provide IO = 80 µA. Assume VDD = 1.8 V and neglect the effect of channel-length modulation. Specify the value required for R and the minimum value that VO can have while Q2 still operates in saturation.
D 8.1 Using two matched MOS transistors with W/L = 10, , and Vtn = 0.5 V, design the circuit in Fig. 8.1 to provide IO = 80 µA. Assume VDD = 1.8 V and neglect the effect of channel-length modulation. Specify the value required for R and the minimum value that VO can have while Q2 still operates in saturation.
Venkyelectrical
Enlightened