microelectronics by sedra ad smith 8th edition chapter 9 Archives

Sign Up

Sign In

Forgot Password

Lost your password? Please enter your email address. You will receive a link and will create a new password via email.

Username* Please type your username.

E-Mail* Please type your E-Mail.

Question Title*

Please choose an appropriate title for the question so it can be answered easily.

Category* Please choose the appropriate section so the question can be searched easily.

Tags Please choose suitable Keywords Ex: question, poll.

Details*

Type the description thoroughly and in details.

Ask Anonymously

Captcha* Captcha Click on image to update the captcha.

Please briefly explain why you feel this question should be reported.

Please briefly explain why you feel this answer should be reported.

Please briefly explain why you feel this user should be reported.

Ask A Question

venkyelectrical

Asked: February 13, 2022In: microelectronics

9.83 In a particular BJT differential amplifier, a production error results in one of the transistors having an emitter–base junction area twice that of the other. With both inputs grounded, find the current in each of the two transistors and hence the dc offset voltage at the output, assuming that the collector resistances are equal. Use small-signal analysis to find the input voltage that would restore current balance to the differential pair. Repeat using large-signal analysis and compare results.

9.83 In a particular BJT differential amplifier, a production error results in one of the transistors having an emitter–base junction area twice that of the other. With both inputs grounded, find the current in each of the two transistors and ...

venkyelectrical

Asked: February 13, 2022In: microelectronics

9.70 An NMOS differential pair is to be used in an amplifier whose drain resistors are 10 kΩ ± 1%. For the pair, imagesW/L = 4mA/V2. Decide whether to use a bias current I of 160 µA or 360 µA. Contrast the differential gain and input offset voltage for the two possibilities.

9.70 An NMOS differential pair is to be used in an amplifier whose drain resistors are 10 kΩ ± 1%. For the pair, imagesW/L = 4mA/V2. Decide whether to use a bias current I of 160 µA or 360 µA. ...

venkyelectrical

Asked: February 12, 2022In: microelectronics

9.11 For the MOS differential pair in Fig. 9.5, specify the value of vid ≡ vG1 − vG2, in terms of VOV, that (a)causes iD1 to increase by 10% above its equilibrium value of I/2. (b)makes iD1/iD2 = 1.0; 2.0; 1.1; 1.01; 20. – 0.1VOV; (b) 0 V, 0.338VOV, 0.05VOV, 0.005VOV; 1.072VOV

9.11 For the MOS differential pair in Fig. 9.5, specify the value of vid ≡ vG1 − vG2, in terms of VOV, that (a)causes iD1 to increase by 10% above its equilibrium value of I/2. (b)makes iD1/iD2 = 1.0; 2.0; 1.1; 1.01; ...

venkyelectrical

Asked: February 12, 2022In: microelectronics

9.16For a BJT differential amplifier utilizing transistors having β = 100, matched to 10% or better, and areas that are matched to 10% or better, along with collector resistors that are matched to 2% or better, find VOS, IB, and IOS. The dc bias current I is 100 µA. 2.55 mV; 0.5 µA; 50 nA

9.16For a BJT differential amplifier utilizing transistors having β = 100, matched to 10% or better, and areas that are matched to 10% or better, along with collector resistors that are matched to 2% or better, find VOS, IB, and ...

Sign Up

Sign In

Forgot Password

electricalstudent Latest Questions

9.70 An NMOS differential pair is to be used in an amplifier whose drain resistors are 10 kΩ ± 1%. For the pair, imagesW/L = 4mA/V2. Decide whether to use a bias current I of 160 µA or 360 µA. Contrast the differential gain and input offset voltage for the two possibilities.

9.11 For the MOS differential pair in Fig. 9.5, specify the value of vid ≡ vG1 − vG2, in terms of VOV, that (a)causes iD1 to increase by 10% above its equilibrium value of I/2. (b)makes iD1/iD2 = 1.0; 2.0; 1.1; 1.01; 20. – 0.1VOV; (b) 0 V, 0.338VOV, 0.05VOV, 0.005VOV; 1.072VOV

9.16For a BJT differential amplifier utilizing transistors having β = 100, matched to 10% or better, and areas that are matched to 10% or better, along with collector resistors that are matched to 2% or better, find VOS, IB, and IOS. The dc bias current I is 100 µA. 2.55 mV; 0.5 µA; 50 nA