Sign Up

Have an account? Sign In Now

Sign In

Captcha Click on image to update the captcha.

Forgot Password?

Need An Account, Sign Up Here

Forgot Password

Lost your password? Please enter your email address. You will receive a link and will create a new password via email.

Have an account? Sign In Now

Please type your username.

Please type your E-Mail.

Please choose an appropriate title for the question so it can be answered easily.
Please choose the appropriate section so the question can be searched easily.

Please choose suitable Keywords Ex: question, poll.

Type the description thoroughly and in details.

Captcha Click on image to update the captcha.

Don't have account, Sign Up Here

Please briefly explain why you feel this question should be reported.

Please briefly explain why you feel this answer should be reported.

Please briefly explain why you feel this user should be reported.

electricalstudent
Sign InSign Up

electricalstudent

Search
Ask A Question

Mobile menu

Close
Ask a Question
  • Contact Us
Home/microelectronics by sedra and smith 8th edition chapter 13

electricalstudent Latest Questions

venkyelectrical
venkyelectrical
Asked: February 23, 2022In: microelectronics

13.70 For the output stage in Fig. 13.30, find the current IREF that results in a quiescent current IQ = 0.6 mA. Assume that I = 12 µA, QN has eight times the area of Q10, and Q7 has four times the area of Q11. What is the minimum current in QN and QP? 10.6 A; minimum current is 0.3 mA

13.70 For the output stage in Fig. 13.30, find the current IREF that results in a quiescent current IQ = 0.6 mA. Assume that I = 12 µA, QN has eight times the area of Q10, and Q7 has four ...

microelectronics by sedra and smith 8th edition chapter 13
  • 0
  • 1
  • 19
Answer
venkyelectrical
venkyelectrical
Asked: February 23, 2022In: microelectronics

13.69 It is required to derive the expression for vE in Eq. (13.89). Toward that end, note from the circuit in Fig. 13.30 that vE = vEB7 + vBEN and note that QN conducts a current iN and Q7 conducts a current iC7 given by Eq. (13.88).

13.69 It is required to derive the expression for vE in Eq. (13.89). Toward that end, note from the circuit in Fig. 13.30 that vE = vEB7 + vBEN and note that QN conducts a current iN and Q7 conducts ...

microelectronics by sedra and smith 8th edition chapter 13
  • 0
  • 1
  • 13
Answer
venkyelectrical
venkyelectrical
Asked: February 23, 2022In: microelectronics

13.68 It is required to derive the expressions in Eqs. (13.87) and (13.88). Toward that end, first find vB7 in terms of vBEN and hence iN. Then find vB6 in terms of iP. For the latter purpose note that Q4 measures vEBP and develops a current i4 = (vEBP − vEB4)/R4). This current is supplied to the series connection of Q5 and R5 where R5 = R4. In the expression you obtain for vB6, use the relationship

13.68 It is required to derive the expressions in Eqs. (13.87) and (13.88). Toward that end, first find vB7 in terms of vBEN and hence iN. Then find vB6 in terms of iP. For the latter purpose note that Q4 ...

microelectronics by sedra and smith 8th edition chapter 13
  • 0
  • 1
  • 7
Answer
venkyelectrical
venkyelectrical
Asked: February 23, 2022In: microelectronics

13.67 The output stage in Fig. 13.28 operates at a quiescent current IQ of 0.6 mA. The maximum current iL that the stage can provide in either direction is 12 mA. The output stage is equipped with a feedback circuit that maintains a minimum current of IQ/2 in the inactive output transistor. Also, VCC = 3V. (a)What is the allowable range of vO? (b)For iL = 0, what is the output resistance of the op amp? (c)If the open-loop gain of the op amp is 100,000 V/V, find the closed-loop output resistance obtained when the op amp is connected in the unity-gain voltage follower configuration, with iL = 0. (d)If the op amp is sourcing a load current iL = 12 mA, find iP, iN, and the open-loop output resistance. (e)Repeat (d) for the case of the open-loop op amp sinking a load current of 12 mA. (a) 0.1 V ≤ v0 ≤ 2.9 V; (b) 20 k; (c) 0.2 ; (d) 12.3 mA; 0.3 mA; 1.6 k; (e) 12.3 mA; 0.3 mA; 2.4 k

13.67 The output stage in Fig. 13.28 operates at a quiescent current IQ of 0.6 mA. The maximum current iL that the stage can provide in either direction is 12 mA. The output stage is equipped with a feedback circuit ...

microelectronics by sedra and smith 8th edition chapter 13
  • 0
  • 1
  • 6
Answer
venkyelectrical
venkyelectrical
Asked: February 23, 2022In: microelectronics

13.66 Figure P13.66 shows a circuit suitable for op-amp applications. For all transistors β = 100, VBE = 0.7 V, and ro = ∞. (a)For inputs grounded and output held at 0 V (by negative feedback) find the collector currents of all transistors. Neglect base currents. (b)Calculate the input resistance. (c)Calculate the gain of the amplifier with a load of 5 kΩ. (d)With load as in (c) calculate the value of the capacitor C required for a 3-dB frequency of 100 Hz.

13.66 Figure P13.66 shows a circuit suitable for op-amp applications. For all transistors β = 100, VBE = 0.7 V, and ro = ∞.

microelectronics by sedra and smith 8th edition chapter 13
  • 0
  • 1
  • 6
Answer
venkyelectrical
venkyelectrical
Asked: February 23, 2022In: microelectronics

13.65 The VBE– multiplier circuit shown in Fig. P13.65 can replace the two series diode-connected transistors in Fig. 13.15 to establish the voltage drop needed to bias the output stage transistors. Design the circuit to provide a terminal voltage of 1.2 V. Base your design on half the current flowing through R1, and assume that IS =10−14 A and β = 200. What is the incremental resistance between the two terminals of the VBE– multiplier circuit?

13.65 The VBE– multiplier circuit shown in Fig. P13.65 can replace the two series diode-connected transistors in Fig. 13.15 to establish the voltage drop needed to bias the output stage transistors. Design the circuit to provide a terminal voltage of ...

microelectronics by sedra and smith 8th edition chapter 13
  • 0
  • 1
  • 12
Answer
venkyelectrical
venkyelectrical
Asked: February 23, 2022In: microelectronics

13.64 Figure P13.64 shows the CMOS version of the circuit in Fig. P13.63. Find the relationship between I3 and I1 in terms of k1, k2, k3, and k4 of the four transistors, assuming the threshold voltages of all devices to be equal in magnitude. Note that k denotes μCoxW/L. In the event that k1 = k2 and k3 = k4 = 20k1, find the required value of I1 to yield a bias current in Q3 and Q4 of 0.2 mA.

13.64 Figure P13.64 shows the CMOS version of the circuit in Fig. P13.63. Find the relationship between I3 and I1 in terms of k1, k2, k3, and k4 of the four transistors, assuming the threshold voltages of all devices to ...

microelectronics by sedra and smith 8th edition chapter 13
  • 0
  • 1
  • 11
Answer
venkyelectrical
venkyelectrical
Asked: February 23, 2022In: microelectronics

13.63 For the circuit in Fig. P13.63, neglect base currents and use the exponential iC−vBE relationship to show that The figure shows a circuit utilizing n p n and p n p transistors. The n p n transistor Q subscript 2 has its emitter connected to ground. The base of Q subscript 2 is connected to the collector of Q subscript 2. The collector of Q subscript 2 is connected to the emitter of the n p n transistor Q subscript 1. The base of Q subscript 1 is connected to the collector of Q subscript 1. A current source I subscript 1 is connected between the collector of Q subscript 1 and the 15 volt supply voltage. The collector of Q subscript 1 is connected to the base of n p n transistor Q subscript 3. The collector of Q subscript 3 is connected to a 15 volts supply voltage. The emitter of Q subscript 3 is connected to the emitter of p n p transistor Q subscript 4. The base of Q subscript 4 is connected to ground. The collector of Q subscript 4 is connected to a negative 15 volt supply voltage. Figure P13.63 images Find I1 for the case in which IS3 = IS4 = 3 × 10−14 A, IS1 = IS2 = 10−14 A, and a bias current I3 = 150 µA is required. 50 A

13.63 For the circuit in Fig. P13.63, neglect base currents and use the exponential iC−vBE relationship to show that The figure shows a circuit utilizing n p n and p n p transistors. The n p n transistor Q subscript 2 ...

microelectronics by sedra and smith 8th edition chapter 13
  • 0
  • 1
  • 7
Answer
venkyelectrical
venkyelectrical
Asked: February 23, 2022In: microelectronics

13.62 An alternative approach to that presented in Example 13.5 for determining the CMRR of the 741 input stage is investigated in this problem. Rather than performing the analysis on the closed loop shown in Fig. 13.27, we observe that the negative feedback increases the resistance at node Y by the amount of negative feedback. Thus, we can break the loop at Y and connect a resistance Rf = (1 + Aβ)Ro between the common-base connection of Q3−Q4 and ground. We can then determine the current i and Gmcm. Using the fact that the loop gain is approximately equal to βP (Exercise 13.17) show that this approach yields an identical result to that found in Example 13.5.

13.62 An alternative approach to that presented in Example 13.5 for determining the CMRR of the 741 input stage is investigated in this problem. Rather than performing the analysis on the closed loop shown in Fig. 13.27, we observe that ...

microelectronics by sedra and smith 8th edition chapter 13
  • 0
  • 1
  • 7
Answer
venkyelectrical
venkyelectrical
Asked: February 23, 2022In: microelectronics

13.61 Consider the circuit of Fig. 13.27 modified to include resistors R in series with the emitters of each of Q5 and Q6. Assuming |VA| = 50 V, βp = 50, and IC6 = 20 A, what value of R provides Ro6 = 20 M Ω? How does this affect the CMRR calculated in Exercise 13.24?

13.61 Consider the circuit of Fig. 13.27 modified to include resistors R in series with the emitters of each of Q5 and Q6. Assuming |VA| = 50 V, βp = 50, and IC6 = 20 A, what value of R ...

microelectronics by sedra and smith 8th edition chapter 13
  • 0
  • 1
  • 9
Answer
1 2 … 10

Sidebar

Recent Posts

  • how to solve any problem on translational mechanical system transfer function
  • Problem 1. An NMOS common-source amplifier circuit shown as the figure, the transistor parameters are: VTN=0.8V, Kn = 1mA/V2, and the channel modulation effect is ignored. The circuit parameters are VDD=5V, Rs=1KΩ, RD= 4KΩ, R1=225KΩ, and R2=175KΩ.
    Find the circuit quiescent values IDQ and VDSQ.
    Drawthesmallsignalequivalentcircuit.
    FindthesmallsignalvoltagegainforRLasanopencircuit. 4. Find the input impedance Rin as indicated in the figure.
    Find the output impedance Rout as indicated in the figure.
  • (50 points) This problem has 14 questions. Consider the lossless transmission line given below. Use the attached Smith Chart to find:(a)(2 points) The magnitude I and phase A of the reflection coefficient.
    (b) (2 points) Determine the Standing Wave Ratio (SWR).(c) find the normalized load admittance y and load admittance (d) find the normalized load impedance Zion and the load impedance Zion (e) what is the distance dmin from the load to first voltage minimum indicate on the smith chart the position of voltage minimum.(f) what is the distance dmax from the load to first voltage maximum indicate on the smith chart the position of voltage maximum (g) (4 points) The total voltage on a transmission line is given by: V (2) = Vat e-iP2 + Vi eiBE
    Using I and dmax from previous questions, find the maximum voltage in terms of Vö
    (h) (4 points) Using I and din from previous questions, find the minimum voltage in terms
    of Vot
  • Quiz 1: BIT Amplifier
    Take |VBE|=0.7V, Vr=25mV, p=99. Compute the DC Bias (only IE).
    Draw the small signal model and find the overall voltage gains (vo/vsig).
  • A LTI system is described by
    y(n] = x(n] +2x|n-1] + x[n-2]
    (a) Decide its system impulse response h(n).
    (b) Is this system stable? give reasoning for your answer.
    (c) Decide its frequency response H(elo).
    (9)
    Let the discrete system is defined by input x[m], output y[n] and system
    function h|n]. Answer to the following:
    (a) Using Convolution, find output y[n] for input x[n] = 8(n] + 28[n-1] +
    8[n-2] and h(n] = U(n]. Also Sketch it using stem plot.
    (4)
    (b) Find y[n] in a closed form for x[n]= U(n] and h[n] = a”U[n]
    (assume n≥0 and a]<1). You may use Z transform.
    (4)
    Find the discrete-time system function H(z) that responds to an input
    sequence {1, 0.6; and an output sequence { 4, 2, 1, 1, 1, 1, 1, 1, 1,-
    (here
    _- means all 1s)
    (9)
    4.
    Solve, by Z-transform, for y[n] in a closed form,
    y(n+2] -y[n] -y[n+1]=0, where y[O]=0 and y[1)=1.
    Use Z[y(n+1)]=zY(z) -zy(0) and
    Z[y(n+2) = z?Y(z)-27y(0) – zy(1)

Recent Comments

  1. venkyelectrical on Bonus Problem (10 points): In this circuit, the op amp is IDEAL. The op amp is NOT operating in the linear region. In this Circuit, V+=V_. The op amp output saturates at +12v. The output is always at saturation, either positive or negative. The output will “toggle” as Vin crosses a “threshold” voltage. Because of the positive feedback, the threshold voltage changes depending on the state of the output voltage. Find the lower and upper values of the threshold voltages to 5 places of precision.
  2. venkyelectrical on Problem #3 Operational Amplifiers (35 pts): The op amp is IDEAL and operating in the linear region. Find the voltage gain (Av) of the circuit. If Vin = -2, find io.
  3. venkyelectrical on Problem #2 Operational Amplifiers (35 pts): Op amp is ideal and operating in the linear region. Find the node voltages in the table.
  4. venkyelectrical on Problem #I Linear Amplifiers (40 pts) (SHOW ALL WORK) In the Problem, all resistor values are in ohms, voltages are volts and currents are amps. Amp “A” is voltage-to-current, Amps “B” and “C” are current-to-voltage. Use /1 = 0.01(V1), v2 = 100(/2) and V3 = 50(/3). Use Vin shown in the table. Find all the values listed in the table. Hint: Observe that R3, R4 and R5 are m parallel.
  5. venkyelectrical on 3. This problem is on the quantization and encoding. Answer to the following: Assume round-off rule for uniform quantization. We have 10 samples from the analog signal and their quantization error qε are found to be distributed as, qε =[0.33, 0.36, -0.38, 0.22, -0.4, 0.07, 0.4, -0.18, -0.25, 0.38] (a) Decide the suitable value of quantization step size ∆. Give reasoning for your answer (3) (b) We assume that qε are uniformly distributed with its probability density function f ∆ (∆) =1 /∆ for the interval [-∆/2, +∆/2]. Calculate the quantization noise power Pqε for the value of ∆ you found in part (a). (3) (c) Per the quantization noise power you calculated in part (b), calculate the signal power S [Watt] if output Signal to Q-zation noise power ratio SNRo = 30 dB. (3) (d) If we encode the quantizer output with binary code with length ‘n’(integer), decide the minimum code length ‘n’ based on the condition given in part (c) (1)

Explore

  • About Us
  • Account
  • Badges
  • Blog
  • Blog list
  • Communities
  • Contact Us
  • Default Redirect Page
  • FAQs
  • Home
  • Join Us
    • Registration
  • Login
  • Lost Password
  • Member Login
  • Member Login
    • Password Reset
    • Profile
  • Member LogOut
  • Member TOS Page
  • My Account
  • Public Individual Page
  • Question Sidebar
  • Questions
    • Activities
    • Ask a question
    • Categories
    • Profile
    • Tags
  • Questions Feed
  • Register
  • Subscription Plan
  • Tags
  • Thank You
  • Typography
  • Users
  • Widgets

Footer

© 2022 electrical student. All Rights Reserved
With Love by electricalstudent.com.

need to be solved your homework ?
 

Loading Comments...
 

    Insert/edit link

    Enter the destination URL

    Or link to existing content

      No search term specified. Showing recent items. Search or use up and down arrow keys to select an item.