Sign Up

Have an account? Sign In Now

Sign In

Captcha Click on image to update the captcha.

Forgot Password?

Need An Account, Sign Up Here

Forgot Password

Lost your password? Please enter your email address. You will receive a link and will create a new password via email.

Have an account? Sign In Now

Please type your username.

Please type your E-Mail.

Please choose an appropriate title for the question so it can be answered easily.
Please choose the appropriate section so the question can be searched easily.

Please choose suitable Keywords Ex: question, poll.

Type the description thoroughly and in details.

Captcha Click on image to update the captcha.

Don't have account, Sign Up Here

Please briefly explain why you feel this question should be reported.

Please briefly explain why you feel this answer should be reported.

Please briefly explain why you feel this user should be reported.

electricalstudent
Sign InSign Up

electricalstudent

Search
Ask A Question

Mobile menu

Close
Ask a Question
  • Contact Us
Home/microelectronics by sedra and smith 8th edition chapter 8

electricalstudent Latest Questions

venkyelectrical
venkyelectrical
Asked: January 19, 2022In: microelectronics

D 8.94 If the pnp transistor in the circuit of Fig. P8.94 is characterized by its exponential relationship with a scale current IS, show that the dc current I is determined by IR = VT ln(I/IS). Assume Q1 and Q2 to be matched and Q3, Q4, and Q5 to be matched. Find the value of R that yields a current I = 100 µA. For the BJT, VEB = 0.7 V at IE = 1mA

D 8.94 If the pnp transistor in the circuit of Fig. P8.94 is characterized by its exponential relationship with a scale current IS, show that the dc current I is determined by IR = VT ln(I/IS). Assume Q1 and Q2 ...

microelectronics by sedra and smith 8th edition chapter 8
  • 0
  • 1
  • 48
Answer
venkyelectrical
venkyelectrical
Asked: January 19, 2022In: microelectronics

D 8.93 (a) For the circuit in Fig. P8.93, assume BJTs with high β and vBE = 0.7 V at 1 mA. Find the value of R that will result in IO = 10 µA. (b) For the design in (a), find Ro assuming β = 100 and VA = 50 V.

D 8.93 (a) For the circuit in Fig. P8.93, assume BJTs with high β and vBE = 0.7 V at 1 mA. Find the value of R that will result in IO = 10 µA. (b) For the design in (a), ...

microelectronics by sedra and smith 8th edition chapter 8
  • 0
  • 1
  • 33
Answer
venkyelectrical
venkyelectrical
Asked: January 19, 2022In: microelectronics

D 8.92 (a) Utilizing a reference current of 200 µA, design a Widlar current source to provide an output current of 20 µA. Assume β to be high. (b) If β = 200 and VA = 50 V, find the value of the output resistance, and find the change in output current corresponding to a 5-V change in output voltage.

D 8.92 (a) Utilizing a reference current of 200 µA, design a Widlar current source to provide an output current of 20 µA. Assume β to be high. (b) If β = 200 and VA = 50 V, find the value ...

microelectronics by sedra and smith 8th edition chapter 8
  • 0
  • 1
  • 46
Answer
venkyelectrical
venkyelectrical
Asked: January 19, 2022In: microelectronics

8.91 Using the idea employed in the modified Wilson MOS mirror in Fig. 8.38(c), modify the Wilson BJT mirror of Fig. 8.37(a) to eliminate the systematic error resulting from the difference in VCE of Q1 and Q2.

8.91 Using the idea employed in the modified Wilson MOS mirror in Fig. 8.38(c), modify the Wilson BJT mirror of Fig. 8.37(a) to eliminate the systematic error resulting from the difference in VCE of Q1 and Q2.

microelectronics by sedra and smith 8th edition chapter 8
  • 0
  • 1
  • 23
Answer
venkyelectrical
venkyelectrical
Asked: January 19, 2022In: microelectronics

8.90 Consider the Wilson MOS mirror of Fig. 8.88(a) for the case of all transistors identical, with W/L = 10, μnCox = 400 µA/V2, Vtn = 0.5 V, and VA = 18 V. The mirror is fed with IREF = 180 µA. (a) Obtain an estimate of VOV and VGS at which the three transistors are operating, by neglecting the Early effect. (b) Noting that Q1 and Q2 are operating at different VDS, obtain an approximate value for the difference in their currents and hence determine IO. (c) To eliminate the systematic error between IO and IREF caused by the difference in VDS between Q1 and Q2, a diode-connected transistor Q4 can be added to the circuit as shown in Fig. 8.38(c). What do you estimate IO to be now? (d) What is the minimum allowable voltage at the output node of the mirror? (e) Convince yourself that Q4 will have no effect on the output resistance of the mirror. Find Ro. (f) What is the change in IO (both absolute value and percentage) that results from ΔVO = 1 V?

8.90 Consider the Wilson MOS mirror of Fig. 8.88(a) for the case of all transistors identical, with W/L = 10, μnCox = 400 µA/V2, Vtn = 0.5 V, and VA = 18 V. The mirror is fed with IREF = ...

microelectronics by sedra and smith 8th edition chapter 8
  • 0
  • 1
  • 29
Answer
venkyelectrical
venkyelectrical
Asked: January 19, 2022In: microelectronics

8.89 Show that the incremental input resistance (seen by IREF) for the Wilson MOS mirror of Fig. 8.38(a) is 2/gm. Assume that all three transistors are identical and neglect the Early effect. Also, assume a signal ground at the output. (Hint)

8.89 Show that the incremental input resistance (seen by IREF) for the Wilson MOS mirror of Fig. 8.38(a) is 2/gm. Assume that all three transistors are identical and neglect the Early effect. Also, assume a signal ground at the output. ...

microelectronics by sedra and smith 8th edition chapter 8
  • 0
  • 1
  • 17
Answer
venkyelectrical
venkyelectrical
Asked: January 19, 2022In: microelectronics

8.88 The Wilson MOS mirror in Fig. 8.38(a) is fabricated in the 0.13-µm CMOS process specified in Table K.1. All three transistors are identical with channel length L = 4Lmin and W/L = 16. For IREF = 100 µA, find the voltage at the gates of Q1 and Q2, and the voltage at the gate of Q3. What is the minimum voltage required at the drain of Q3 for proper operation of the mirror? Find the output resistance Ro. 0.56 V; 1.12 V; 0.72 V

8.88 The Wilson MOS mirror in Fig. 8.38(a) is fabricated in the 0.13-µm CMOS process specified in Table K.1. All three transistors are identical with channel length L = 4Lmin and W/L = 16. For IREF = 100 µA, find ...

microelectronics by sedra and smith 8th edition chapter 8
  • 0
  • 1
  • 22
Answer
venkyelectrical
venkyelectrical
Asked: January 19, 2022In: microelectronics

*8.87 For the Wilson current mirror of Fig. 8.37(a), show that the incremental input resistance seen by IREF is approximately 2VT/IREF. (Neglect the Early effect in this derivation and assume a signal ground at the output.) Evaluate Rin for IREF = 0.2 mA.

*8.87 For the Wilson current mirror of Fig. 8.37(a), show that the incremental input resistance seen by IREF is approximately 2VT/IREF. (Neglect the Early effect in this derivation and assume a signal ground at the output.) Evaluate Rin for IREF ...

microelectronics by sedra and smith 8th edition chapter 8
  • 0
  • 1
  • 20
Answer
venkyelectrical
venkyelectrical
Asked: January 19, 2022In: microelectronics

D 8.86 Use the pnp version of the Wilson current mirror to design a 0.1-mA current source. The current source is required to operate with the voltage at its output terminal as low as –1.5 V. If the power supplies available are ±1.5 V, what is the highest voltage possible at the output terminal?

D 8.86 Use the pnp version of the Wilson current mirror to design a 0.1-mA current source. The current source is required to operate with the voltage at its output terminal as low as –1.5 V. If the power supplies ...

microelectronics by sedra and smith 8th edition chapter 8
  • 0
  • 1
  • 19
Answer
venkyelectrical
venkyelectrical
Asked: January 19, 2022In: microelectronics

D 8.85 (a) The circuit in Fig. P8.85 is a modified version of the Wilson current mirror. Here the output transistor is “split” into two matched transistors, Q3 and Q4. Find IO1 and IO2 in terms of IREF. Assume all transistors to be matched with current gain β.

D 8.85 (a) The circuit in Fig. P8.85 is a modified version of the Wilson current mirror. Here the output transistor is “split” into two matched transistors, Q3 and Q4. Find IO1 and IO2 in terms of IREF. Assume all ...

microelectronics by sedra and smith 8th edition chapter 8
  • 0
  • 1
  • 21
Answer
1 2 … 13

Sidebar

Recent Posts

  • how to solve any problem on translational mechanical system transfer function
  • Problem 1. An NMOS common-source amplifier circuit shown as the figure, the transistor parameters are: VTN=0.8V, Kn = 1mA/V2, and the channel modulation effect is ignored. The circuit parameters are VDD=5V, Rs=1KΩ, RD= 4KΩ, R1=225KΩ, and R2=175KΩ.
    Find the circuit quiescent values IDQ and VDSQ.
    Drawthesmallsignalequivalentcircuit.
    FindthesmallsignalvoltagegainforRLasanopencircuit. 4. Find the input impedance Rin as indicated in the figure.
    Find the output impedance Rout as indicated in the figure.
  • (50 points) This problem has 14 questions. Consider the lossless transmission line given below. Use the attached Smith Chart to find:(a)(2 points) The magnitude I and phase A of the reflection coefficient.
    (b) (2 points) Determine the Standing Wave Ratio (SWR).(c) find the normalized load admittance y and load admittance (d) find the normalized load impedance Zion and the load impedance Zion (e) what is the distance dmin from the load to first voltage minimum indicate on the smith chart the position of voltage minimum.(f) what is the distance dmax from the load to first voltage maximum indicate on the smith chart the position of voltage maximum (g) (4 points) The total voltage on a transmission line is given by: V (2) = Vat e-iP2 + Vi eiBE
    Using I and dmax from previous questions, find the maximum voltage in terms of Vö
    (h) (4 points) Using I and din from previous questions, find the minimum voltage in terms
    of Vot
  • Quiz 1: BIT Amplifier
    Take |VBE|=0.7V, Vr=25mV, p=99. Compute the DC Bias (only IE).
    Draw the small signal model and find the overall voltage gains (vo/vsig).
  • A LTI system is described by
    y(n] = x(n] +2x|n-1] + x[n-2]
    (a) Decide its system impulse response h(n).
    (b) Is this system stable? give reasoning for your answer.
    (c) Decide its frequency response H(elo).
    (9)
    Let the discrete system is defined by input x[m], output y[n] and system
    function h|n]. Answer to the following:
    (a) Using Convolution, find output y[n] for input x[n] = 8(n] + 28[n-1] +
    8[n-2] and h(n] = U(n]. Also Sketch it using stem plot.
    (4)
    (b) Find y[n] in a closed form for x[n]= U(n] and h[n] = a”U[n]
    (assume n≥0 and a]<1). You may use Z transform.
    (4)
    Find the discrete-time system function H(z) that responds to an input
    sequence {1, 0.6; and an output sequence { 4, 2, 1, 1, 1, 1, 1, 1, 1,-
    (here
    _- means all 1s)
    (9)
    4.
    Solve, by Z-transform, for y[n] in a closed form,
    y(n+2] -y[n] -y[n+1]=0, where y[O]=0 and y[1)=1.
    Use Z[y(n+1)]=zY(z) -zy(0) and
    Z[y(n+2) = z?Y(z)-27y(0) – zy(1)

Recent Comments

  1. venkyelectrical on Bonus Problem (10 points): In this circuit, the op amp is IDEAL. The op amp is NOT operating in the linear region. In this Circuit, V+=V_. The op amp output saturates at +12v. The output is always at saturation, either positive or negative. The output will “toggle” as Vin crosses a “threshold” voltage. Because of the positive feedback, the threshold voltage changes depending on the state of the output voltage. Find the lower and upper values of the threshold voltages to 5 places of precision.
  2. venkyelectrical on Problem #3 Operational Amplifiers (35 pts): The op amp is IDEAL and operating in the linear region. Find the voltage gain (Av) of the circuit. If Vin = -2, find io.
  3. venkyelectrical on Problem #2 Operational Amplifiers (35 pts): Op amp is ideal and operating in the linear region. Find the node voltages in the table.
  4. venkyelectrical on Problem #I Linear Amplifiers (40 pts) (SHOW ALL WORK) In the Problem, all resistor values are in ohms, voltages are volts and currents are amps. Amp “A” is voltage-to-current, Amps “B” and “C” are current-to-voltage. Use /1 = 0.01(V1), v2 = 100(/2) and V3 = 50(/3). Use Vin shown in the table. Find all the values listed in the table. Hint: Observe that R3, R4 and R5 are m parallel.
  5. venkyelectrical on 3. This problem is on the quantization and encoding. Answer to the following: Assume round-off rule for uniform quantization. We have 10 samples from the analog signal and their quantization error qε are found to be distributed as, qε =[0.33, 0.36, -0.38, 0.22, -0.4, 0.07, 0.4, -0.18, -0.25, 0.38] (a) Decide the suitable value of quantization step size ∆. Give reasoning for your answer (3) (b) We assume that qε are uniformly distributed with its probability density function f ∆ (∆) =1 /∆ for the interval [-∆/2, +∆/2]. Calculate the quantization noise power Pqε for the value of ∆ you found in part (a). (3) (c) Per the quantization noise power you calculated in part (b), calculate the signal power S [Watt] if output Signal to Q-zation noise power ratio SNRo = 30 dB. (3) (d) If we encode the quantizer output with binary code with length ‘n’(integer), decide the minimum code length ‘n’ based on the condition given in part (c) (1)

Explore

  • About Us
  • Account
  • Badges
  • Blog
  • Blog list
  • Communities
  • Contact Us
  • Default Redirect Page
  • FAQs
  • Home
  • Join Us
    • Registration
  • Login
  • Lost Password
  • Member Login
  • Member Login
    • Password Reset
    • Profile
  • Member LogOut
  • Member TOS Page
  • My Account
  • Public Individual Page
  • Question Sidebar
  • Questions
    • Activities
    • Ask a question
    • Categories
    • Profile
    • Tags
  • Questions Feed
  • Register
  • Subscription Plan
  • Tags
  • Thank You
  • Typography
  • Users
  • Widgets

Footer

© 2022 electrical student. All Rights Reserved
With Love by electricalstudent.com.

need to be solved your homework ?
 

Loading Comments...
 

    Insert/edit link

    Enter the destination URL

    Or link to existing content

      No search term specified. Showing recent items. Search or use up and down arrow keys to select an item.