1. For the circuit shown in Figure 1, find the values of R2 and C to yield 8% overshoot with a settling time of 1 ms for the voltage across the capacitor, with vi (t) as a step input.
1H
R2
Figure 1
Lost your password? Please enter your email address. You will receive a link and will create a new password via email.
Please briefly explain why you feel this question should be reported.
Please briefly explain why you feel this answer should be reported.
Please briefly explain why you feel this user should be reported.
1 Answer