![Given the following system:1 12 G (s) — (s + 2)(s + 6)1 Solve the following design problems using Root Locus techniques. Include only) the complete compensator (with gain) .0 G(s) HT.C(s) <I a) Design a proportional controller to achieve a peak time of 0.314 seconds e' b) Design a PD compensator to achieve 4.32 percent overshoot and a settling time of ! seconds. (include the compensator gain in the final answer)' c) [4] Design a lag compensator to reduce the steady state error from a unit step input to 5%. Choose = 0.1.1](https://i0.wp.com/electricalstudent.com/wp-content/uploads/2022/04/40.png?w=1170&ssl=1 "Given the following system:1 12 G (s) — (s + 2)(s + 6)1 Solve the following design problems using Root Locus techniques. Include only) the complete compensator (with gain) .0 G(s) HT.C(s) <I a) Design a proportional controller to achieve a peak time of 0.314 seconds e' b) Design a PD compensator to achieve 4.32 percent overshoot and a settling time of ! seconds. (include the compensator gain in the final answer)' c) [4] Design a lag compensator to reduce the steady state error from a unit step input to 5%. Choose = 0.1.1")
![Given the following system:1 12 G (s) — (s + 2)(s + 6)1 Solve the following design problems using Root Locus techniques. Include only) the complete compensator (with gain) .0 G(s) HT.C(s) <I a) Design a proportional controller to achieve a peak time of 0.314 seconds e' b) Design a PD compensator to achieve 4.32 percent overshoot and a settling time of ! seconds. (include the compensator gain in the final answer)' c) [4] Design a lag compensator to reduce the steady state error from a unit step input to 5%. Choose = 0.1.1](https://i0.wp.com/electricalstudent.com/wp-content/uploads/2022/04/40a.png?w=1170&ssl=1 "Given the following system:1 12 G (s) — (s + 2)(s + 6)1 Solve the following design problems using Root Locus techniques. Include only) the complete compensator (with gain) .0 G(s) HT.C(s) <I a) Design a proportional controller to achieve a peak time of 0.314 seconds e' b) Design a PD compensator to achieve 4.32 percent overshoot and a settling time of ! seconds. (include the compensator gain in the final answer)' c) [4] Design a lag compensator to reduce the steady state error from a unit step input to 5%. Choose = 0.1.1")
Given the following system:1 12 G (s) — (s + 2)(s + 6)1 Solve the following design problems using Root Locus techniques. Include only) the complete compensator (with gain) .0 G(s) HT.C(s) <I a) Design a proportional controller to achieve a peak time of 0.314 seconds e' b) Design a PD compensator to achieve 4.32 percent overshoot and a settling time of ! seconds. (include the compensator gain in the final answer)' c) [4] Design a lag compensator to reduce the steady state error from a unit step input to 5%. Choose = 0.1.1
Share